Modeling, Simulation and Calibration of Silicon Wet Etching, Journal of Telecommunications and Information Technology, 2009, nr 4 by Bieniek, Tomasz et al.
Paper Modeling, Simulation
and Calibration of Silicon Wet Etching
Andrzej Kociubiński, Mariusz Duk, Tomasz Bieniek, and Paweł Janus
Abstract— The methods of parameter optimization in
Etch3DTM simulator and the results of the comparison of
simulations of silicon etching in KOH with experiments are
presented. The aim of this study was to calibrate the tool
to a set of process conditions that is oﬀered by Institute of
Electron Technology (ITE). The Taguchi approach was used
to analyze the inﬂuence of every remove probability function
(RPF) parameter on one or more output parameters. This
allowed tuning the results of simulation to the results of real
etching performed in ITE.
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1. Introduction
Anisotropic wet chemical etching of single crystalline sil-
icon (Si) in KOH/TMAH is the standard process technol-
ogy to fabricate three-dimensional structures for micro-
electromechanical devices. However, the etch process is
depends on the crystal orientation, etching temperature,
etchant concentration, and the length of time the wafer re-
mains in the etchant [1]. The ﬁnal structure determined
by Si anisotropic etching is diﬃcult to predict precisely.
Etch3DTM simulator addresses this challenge by wet etch-
ing simulation [2]. Performing simulations with Etch3DTM
prior to going to the fab helps users reduce the time-
consuming and expensive process of iteratively reﬁning the
masks and processing parameters.
The Etch3DTM is a silicon wet etching simulator based
on a ﬁrst-principles, atomistic simulation method [3]. The
wafer is represented by a matrix of “atoms” arranged with
the same geometry and connectivity as the 18-atom cells
in crystalline silicon. The simulator uses a “voxel” (vol-
umetric pixel) based process emulation tool that takes 2D
masks and a description of the fabrication process, to build
highly detailed, realistic-looking virtual prototypes. The
cell size that is used in an Etch3DTM simulation is deter-
mined from the resolution, in voxels per micron. Scale
invariance means that the simulations can be run with the
cell arbitrarily larger size than the size of the actual silicon
crystal cells (which is 0.543 nm) and produce the same
macroscopic behavior, at least up to the size required to
resolve macroscopic features of the wafer surface.
After initialization, which usually involves applying a mask
to one or both sides of the wafer, the simulation goes
through a series of time steps (also called frames). During
each frame, the simulator computes the removal probabil-
ity for each atom on the wafer surface that is exposed to
the etchant (i.e., not masked). The simulator uses a Monte
Carlo approach – it compares the removal probability to
a random number between 0 and 1. Using this approach,
it is possible to duplicate certain microscopic topographies
that occur in actual anisotropic etching [2].
However, the primary purpose of Etch3DTM is to model
the macroscopic evolution of the wafer surface geometry.
The atomistic method, as currently implemented, does not
explicitly account for etchant concentration. Rather, it is
assumed that the etch rates of all crystal planes vary lin-
early within a range of concentration. Etch3DTM includes
several sets of recommended parameter values for speciﬁc
concentration ranges of KOH and TMAH. Users can fur-
ther tune these parameter values for a speciﬁc concentration
level.
The remove probability function (RPF) deﬁnes the proba-
bility p of removing an atom with n1 ﬁrst neighbors (in the
crystal lattice) and n2 second neighbors by the function
p(n1, n2) = p0(n1)
1 + eε(−n02)/kBT
1 + eε(n2−n02)/kBT
, (1)
where: ε is the average energy of interaction between sec-
ond neighbors, and where for n1 = 2,3 the constants p0(n1),
and n02 = n
0
2 (n1) are parameterized as follows:
p0(2) =
a21(1 + e−a22a23)
1 + ea22(c−a23)
, (2)
n02(2) = b21−b22c , (3)
p0(3) =
1.0−a31(1 + e−a32a33)
1 + ea32(c−a33)
, (4)
n02(3) = b31−b32c . (5)
These values were obtained by a curve-ﬁtting approach by
Coventor, but these parameters require further adjustment
in order to match the user-measured data.
2. Fabrication and Measurement of Test
Structures
A dedicated mask for test etching was designed and man-
ufactured (Fig. 1). The mask contains several structures,
designed so as to represent a variety of geometries that al-
low exposition of multiple crystallographic planes, enabling
the analysis of crystallographic planes of etched silicon.
N-type (resistivity 2− 4 Ω-cm) single crystal < 100 >
silicon substrates with 4-inch diameter were used for
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Fig. 1. Test structure for KOH etching.
anisotropic etching. Initially, a 50-nm silicon dioxide layer
was grown thermally. Thereafter a 100 nm thick silicon
nitride layer was deposited and photolithographically pat-
terned. Before insertion of the wafers in etching solution,
native oxide was removed. The wafers were etched in KOH
(concentration 30%) at 60°C for 10, 20, 30 and 40 min.
Etch depth was measured using a proﬁlometer(typical re-
sults are given in Table 1).
Table 1
Etch depth versus time for KOH etching
carried out in ITE
Time [min] Etch depth [µm]
10 3.22
20 7.00
30 10.05
40 13.43
Fig. 2. SEM microphotograph of test structures after 40 min
etching in KOH.
The structures were then subjected to scanning electron
microscope (SEM) observations. A SEM micrograph of
test structures after 40 min etching in KOH is shown in
Fig. 2. The etch depth as well as characterized shapes of
etched structures were used as an input to Etch3DTM.
3. Simulation and Calibration
of Etch3DTM
Due to the high number of test structures, simulating the
whole mask would take a very long time. In order to reduce
the overall simulation time, only a subset of the structures
was selected for initial simulations. The simulation results
were then compared in detail with the experimentally fab-
ricated structures, making use of SEM techniques.
The Etch3DTM simulation software gives the user access to
10 so-called RPF parameters. It turned out that tuning all
parameters in order to ﬁnd the optimal values, for diﬀerent
etching times, concentrations and temperatures and using
diﬀerent test structures would result in a huge amount of
data to be processed.
As a ﬁrst step, in order to reduce the amount of data, a set
of four crosses, rotated at diﬀerent angles, was selected for
tuning the RPF parameters (Fig. 3). This structure oﬀers
several interesting etching angles and is also quite simple,
allowing time-eﬀective simulations. This decision allowed
the number of voxels, and thus the resolution of simulation,
to be increased, which results in an improved quality of the
simulation.
Fig. 3. Layout of the selected 4-cross test structure.
We have selected separate sets of input and output param-
eters for the experiment in order to allow comparison not
only in quality but also quantity:
– input parameters: 10 RPF parameters, concentration
and temperature of bath;
– output parameters: 5 selected geometry details re-
vealing selected crystallographic planes (Fig. 4).
Fig. 4. Example of geometry details deﬁned as output parameters.
The ﬁrst set of simulations resulted in an enormous amount
of data to analyze mainly due to the fact that:
– the 10 RPF input parameters had to be modiﬁed for
each process setup;
– each input parameter aﬀected the results in a diﬀerent
way;
– one input parameter inﬂuenced more than one output
parameters.
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Fig. 5. Algorithm of tuning Etch3DTM RPF parameters to exist-
ing KOH/TMAH technology.
Due to a high number of possible parameter combinations,
a reliable statistical method of planning further simulations
was necessary. The Taguchi approach was proposed to de-
sign a sequence of simulations and analyze results. The
Taguchi method [4], [5] is an approach to designing ex-
periments using statistical analysis. It allows for the pro-
cess and product design to be improved through the iden-
tiﬁcation of controllable factors and their settings, mini-
mizing the variation of a product around a deﬁned tar-
get response. The Taguchi approach in Etch3DTM was
used to analyze the inﬂuence of every RPF parameter
on one or more output parameters. This allowed tuning
the results of the simulation to those of real etching per-
formed in ITE.
To solve this calibration problem, a simulation optimiza-
tion procedure was developed (Fig. 5). The whole tuning
sequence was divided into three stages.
In stage 1 the Taguchi table was created and a set of simu-
lations was performed. The purpose of this stage is to get
the information on the inﬂuence of input parameters on the
results of simulation (Fig. 6).
Fig. 6. Graphs presenting dependence of various geometrical
details on the RPF parameter (a31).
In stage 2, based on the information from stage 1, a new
set of simulations was designed. The purpose of this stage
was to perform more detailed simulations with modiﬁed
input parameters (however, concentration, temperature and
number of frames remained constant).
At this stage the results of the simulations are tuned to the
results of etched test structures. The results of the simula-
tions of test structures with tuned parameters of Etch3DTM
are presented in Figs. 7–11.
Fig. 7. SEM microphotograph of the real structure (top view).
Comparing the results obtained with default and tuned pa-
rameters good agreement with the crystallographic planes
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of the etched test structures may be noticed (higher-order
crystallographic planes marked in Fig. 4). Moreover, the
diﬀerence in the depths of the simulated and etched groove
is below 5%.
Fig. 8. Results of the simulations using the default ai j, bi j coef-
ﬁcients.
Fig. 9. Results of the simulations – using tuned Etch3DTM
RPF parameters.
Fig. 10. Main view of the real structure.
It was found that some of the parameters have signif-
icant inﬂuence on the output parameters (angles, etch
depth, etc.). For example, changing the b31 parameter re-
sults in the greatest increase of the etch depth than any
other RPF parameter.
Fig. 11. Main view of the simulated structure with tuned
Etch3DTM RPF parameters.
Finally, tuning of only 5 out of 10 parameters was necessary
for tuning. In the case of the remaining 5 parameters their
default values could be treated as suﬃciently accurate.
Table 2
Remove probability function parameters
RPF parameter Default Tuned
a21 0.5 0.35
a22 25.0 25.0
a23 0.7 0.7
b21 7.0 7.0
b22 0 1.2
a31 1.0 0.94
a32 7.5 7.5
a33 0.5 0.5
b31 7.3 7.7
b32 0.6 0.1
The values of RPF parameters used for tuned simulations
are presented in Table 2.
4. Process Emulation of MEMS
and IC structures
The Etch3DTM is intended to be used in conjunction with
SEMulator3DTM-MEMulatorTM [2]. The results of vir-
tual manufacturing of silicon accelerometer using both pro-
grams [6] are shown in Fig. 12.
MEMulatorTM is useful for preprocessing or postprocess-
ing a wafer, and for visualizing the results of an Etch3DTM
simulation. Preprocessing with MEMulatorTM may entail
creating a wafer, then using one or more of the available
etch steps in MEMulatorTM to create some initial features
on the wafer, or using one or more of the available de-
position steps to create etch stops. The material that is
deposited on the wafer with MEMulatorTM may be etched
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in Etch3DTM, but this would be unusual because the actual
process steps (other than wafer bonding) do not produce
crystalline silicon. Postprocessing with MEMulatorTM, on
Fig. 12. Emulation of fabrication steps of piezoresistive ac-
celerometer. Results of virtual manufacturing (a) and real struc-
ture (b).
the other hand, may entail an arbitrary series of deposition
and etch steps on top of the wet-etched surface that was
produced by Etch3DTM.
5. Conclusions
The presented modeling, simulation and real etching results
demonstrate successful calibration of wet silicon etching
processes. Using the Taguchi method it is possible to tune
the etch process to the fab reality and a given technology
speciﬁcation.
Tuned software like Etch3DTM is a perfect tool to optimize
the wet etching of silicon processes and use it for virtual,
rapid prototyping. The precise 3D model generated using
described approach may be further analyzed using ﬁnite
element method.
Virtual prototyping is a powerful tool that may be used
to reduce the time consuming and expensive process of
reﬁning masks and many processing parameters. This is
of great importance since TTM (time to market) is a key
parameter of the MEMS product development process.
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